...

AD7367-5 数据手册DataSheet下载

by user

on
Category: Documents
2

views

Report

Comments

Transcript

AD7367-5 数据手册DataSheet下载
True Bipolar Input, 12-/14-Bit,
2-Channel, Simultaneous Sampling SAR ADCs
AD7366-5/AD7367-5
FEATURES
FUNCTIONAL BLOCK DIAGRAM
VDD
DCAP A
BUF
REF
AVCC
DVCC
AD7366-5/AD7367-5
VA1
MUX
12-/14-BIT
SUCCESSIVE
APPROXIMATION
ADC
T/H
OUTPUT
DRIVERS
VA2
SCLK
CNVST
CS
BUSY
ADDR
RANGE0
RANGE1
REFSEL
VDRIVE
CONTROL
LOGIC
VB1
MUX
T/H
VB2
12-/14-BIT
SUCCESSIVE
APPROXIMATION
ADC
DOUTA
OUTPUT
DRIVERS
DOUTB
BUF
www.BDTIC.com/ADI
GENERAL DESCRIPTION
The AD7366-5/AD7367-51 are dual, 12-/14-bit, low power,
successive approximation analog-to-digital converters (ADCs)
that feature throughput rates up to 500 kSPS. Each device contains
two ADCs, which are both preceded by a 2-channel multiplexer,
and a low noise, wide bandwidth, track-and-hold amplifier.
The AD7366-5/AD7367-5 are fabricated on the Analog
Devices, Inc., industrial CMOS process (iCMOS®)2, which is
a technology platform combining the advantages of low and
high voltage CMOS. The process allows the parts to accept
high voltage bipolar signals in addition to reducing power
consumption and package size. The AD7366-5/AD7367-5 can
accept true bipolar analog input signals in the ±10 V range,
±5 V range, and 0 V to +10 V range.
AGND AGND
VSS
DCAP B
DGND
06842-001
Dual 12-bit/14-bit, 2-channel ADCs
True bipolar analog inputs
Programmable input ranges
±10 V, ±5 V, 0 V to +10 V
±12 V with +3 V external reference
Throughput rate: 500 kSPS
Simultaneous conversion with read in less than 2 μs
High analog input impedance
Low current consumption
5.1 mA typical in normal mode
320 nA typical in shutdown mode
AD7366-5
72 dB SNR at 50 kHz input frequency
12-bit no missing codes
AD7367-5
76 dB SNR at 50 kHz input frequency
14-bit no missing codes
Accurate on-chip reference: 2.5 V ± 0.2%
–40°C to +85°C operation
High speed serial interface
SPI-/QSPI-/MICROWIRE-/DSP-compatible
iCMOS process technology
Available in a 24-lead TSSOP
Figure 1.
The devices have an on-chip 2.5 V reference that can be disabled to
allow the use of an external reference. If a 3 V reference is applied
to the DCAPA and DCAPB pins, the AD7366-5/AD7367-5 can
accept a true bipolar ±12 V analog input. Minimum ±12 V VDD
and VSS supplies are required for the ±12 V input range.
PRODUCT HIGHLIGHTS
1.
True bipolar analog input signals can be accepted, as well
as ±10 V, ±5 V, ±12 V (with external reference), and 0 V to
+10 V unipolar signals.
2.
Two complete ADC functions allow simultaneous
sampling and conversion of two channels.
3.
A 500 kSPS serial interface is SPI-/QSPI™-/MICROWIRE™-/
DSP-compatible.
Table 1. Related Products
1
2
Protected by U.S. Patent No. 6,731,232.
For analog systems designers within industrial/instrumentation equipment
OEMs who need high performance ICs at higher voltage levels, iCMOS is a
technology platform that enables the development of analog ICs capable of
+30 V and operating at ±15 V supplies while allowing dramatic reductions in
power consumption and package size, and increased ac and dc performance.
Device
AD7366
AD7366-5
AD7367
AD7367-5
Resolution
12-Bit
12-Bit
14-Bit
14-Bit
Throughput Rate
1 MSPS
500 kSPS
1 MSPS
500 kSPS
No. of Channels
Dual, 2-channel
Dual, 2-channel
Dual, 2-channel
Dual, 2-channel
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2007 Analog Devices, Inc. All rights reserved.
AD7366-5/AD7367-5
TABLE OF CONTENTS
Features .............................................................................................. 1
Typical Connection Diagram ................................................... 18
Functional Block Diagram .............................................................. 1
Driver Amplifier Choice ........................................................... 19
General Description ......................................................................... 1
Reference ..................................................................................... 19
Product Highlights ........................................................................... 1
Modes of Operation ....................................................................... 20
Revision History ............................................................................... 2
Normal Mode.............................................................................. 20
Specifications..................................................................................... 3
Shutdown Mode ......................................................................... 21
AD7366-5 Specifications ............................................................. 3
Power-Up Times......................................................................... 21
AD7367-5 Specifications ............................................................. 5
Serial Interface ................................................................................ 22
Timing Specifications .................................................................. 7
Microprocessor Interfacing........................................................... 24
Absolute Maximum Ratings............................................................ 8
AD7366-5/AD7367-5 to ADSP-218x ...................................... 24
ESD Caution.................................................................................. 8
AD7366-5/AD7367-5 to ADSP-BF53x ................................... 25
Pin Configuration and Function Descriptions............................. 9
AD7366-5/AD7367-5 to TMS320VC5506 ............................. 25
Typical Performance Characteristics ........................................... 11
AD7366-5/AD7367-5 to DSP563xx......................................... 26
Terminology .................................................................................... 14
Application Hints ........................................................................... 27
Theory of Operation ...................................................................... 16
Layout and Grounding .............................................................. 27
Circuit Information.................................................................... 16
Evaluating the AD7366-5/AD7367-5 ...................................... 27
Converter Operation.................................................................. 16
Outline Dimensions ....................................................................... 28
Analog Inputs.............................................................................. 17
Ordering Guide .......................................................................... 28
www.BDTIC.com/ADI
Transfer Function ....................................................................... 17
REVISION HISTORY
7/07—Revision 0: Initial Version
Rev. 0 | Page 2 of 28
AD7366-5/AD7367-5
SPECIFICATIONS
AD7366-5 SPECIFICATIONS
AVCC = DVCC = 4.75 V to 5.25 V; VDD = 5 V to 16.5 V; VSS = −16.5 V to −5 V; VDRIVE = 2.7 V to 5.25 V; fSAMPLE = 500 kSPS; fSCLK = 20 MHz;
VREF = 2.5 V internal/external; TA = −40°C to +85°C, unless otherwise noted.
Table 2.
Parameter
DYNAMIC PERFORMANCE
Signal-to-Noise Ratio (SNR) 1
Signal-to-Noise (+ Distortion) Ratio (SINAD)1
Total Harmonic Distortion (THD)1
Spurious-Free Dynamic Range (SFDR)1
Intermodulation Distortion (IMD)1
Second-Order Terms
Third-Order Terms
Channel-to-Channel Isolation1
SAMPLE AND HOLD
Aperture Delay 2
Aperture Jitter2
Aperture Delay Matching2
Full Power Bandwidth
DC ACCURACY
Resolution
Integral Nonlinearity (INL)1
Differential Nonlinearity (DNL)1
Positive Full-Scale Error1
Min
Typ
70
70
72
71
−85
−87
Max
Unit
−78
−78
dB
dB
dB
dB
Test Conditions/Comments
fIN = 50 kHz sine wave
fa = 49 kHz, fb = 51 kHz
−88
−88
−90
dB
dB
dB
10
40
±100
35
8
ns
ps
ps
MHz
MHz
@ 3 dB, ±10 V range
@ 0.1 dB, ±10 V range
www.BDTIC.com/ADI
Positive Full-Scale Error Match1
Zero Code Error1
Zero Code Error Match1
Negative Full-Scale Error1
Negative Full-Scale Error Match1
12
±0.5
±0.25
±1
±1
±1.5
±0.1
±0.5
±1
±1.5
±0.1
±1
±1
±1.5
±0.1
ANALOG INPUT
Input Voltage Ranges
(Programmed via RANGE Pins)
DC Leakage Current
Input Capacitance
Input Impedance
±0.01
9
13
500
2.5
250
1.2
±1
±0.5
±7
±6
±3
±6
±7
±6
Bits
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
±10
V
±5
0 to 10
±1
V
V
μA
pF
pF
kΩ
MΩ
kΩ
MΩ
Rev. 0 | Page 3 of 28
Guaranteed no missed codes to 12 bits
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
When in track, ±10 V range
When in track, ±5 V or 0 V to +10 V range
For ±10 V @ 500 kSPS
For ±10 V @ 100 kSPS
For ±5 V/0 V to +10 V @ 500 kSPS
For ±5 V/0 V to +10 V @ 100 kSPS
AD7366-5/AD7367-5
Parameter
REFERENCE INPUT/OUTPUT
Reference Output Voltage 3
Long-Term Stability
Output Voltage Hysteresis1
Reference Input Voltage Range
DC Leakage Current
Input Capacitance
DCAPA, DCAPB Output Impedance
Reference Temperature Coefficient
VREF Noise
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN2
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating State Leakage Current
Floating State Output Capacitance2
CONVERSION RATE
Conversion Time
Track/Hold Acquisition Time2
Throughput Rate
POWER REQUIREMENTS
VCC
VDD
VSS
VDRIVE
Normal Mode (Static)
IDD
ISS
ICC
Normal Mode (Operational)
IDD
ISS
ICC
Shutdown Mode
IDD
ISS
ICC
Power Dissipation
Normal Mode (Operational)
Min
Typ
Max
Unit
Test Conditions/Comments
2.494
2.5
150
50
2.506
V
ppm
ppm
V
μA
pF
pF
Ω
ppm/°C
μV rms
±0.2% maximum @ 25°C
For 1000 hours
2.5
±0.01
25
17
7
6
20
3.0
±1
25
0.7 × VDRIVE
External reference applied to Pin DCAPA/Pin DCAPB
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Bandwidth = 3 kHz
+0.8
±1
V
V
μA
pF
0.4
±1
V
V
μA
pF
1.25
140
500
μs
ns
kSPS
5.25
16.5
−5
5.25
V
V
V
V
370
40
1.5
550
60
1.8
μA
μA
mA
1
0.7
3.4
1.2
0.82
4
mA
mA
mA
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.5 V
fS = 500 kSPS
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.25 V, internal reference enabled
0.01
0.01
0.3
1
1
3
μA
μA
μA
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.25 V
46
54.5
mW
48.75
mW
mW
μW
VDD = +16.5 V, VSS = −16.5 V, VCC = +5.25 V,
fS = 500 kSPS
±10 V input range, fS = 100 kSPS
±5 V and 0 V to +10 V input range, fS = 100 kSPS
VDD = +16.5 V, VSS = −16.5 V, VCC = +5.25 V
±0.01
6
VDRIVE − 0.2
±0.01
8
VIN = 0 V or VDRIVE
www.BDTIC.com/ADI
4.75
5
−16.5
2.7
Shutdown Mode
1
2
3
15
20
1.9
See the Terminology section.
Sample tested during initial release to ensure compliance.
Refers to Pin DCAPA or Pin DCAPB specified for 25oC.
Rev. 0 | Page 4 of 28
Full-scale step input
For 2.7 V ≤ VDRIVE ≤ 5.25 V, fSCLK = 20 MHz
Digital inputs = 0 V or VDRIVE
See Table 7
See Table 7
See Table 7
AD7366-5/AD7367-5
AD7367-5 SPECIFICATIONS
AVCC = DVCC = 4.75 V to 5.25 V; VDD = 5 V to 16.5 V; VSS = −16.5 V to −5 V; VDRIVE = 2.7 V to 5.25 V; fSAMPLE = 500 kSPS; fSCLK = 20 MHz;
VREF = 2.5 V internal/external; TA = −40°C to +85°C, unless otherwise noted.
Table 3.
Parameter
DYNAMIC PERFORMANCE
Signal-to-Noise Ratio (SNR) 1
Signal-to-Noise (+ Distortion) Ratio (SINAD)1
Total Harmonic Distortion (THD)1
Spurious-Free Dynamic Range (SFDR)1
Intermodulation Distortion (IMD)1
Second-Order Terms
Third-Order Terms
Channel-to-Channel Isolation1
SAMPLE AND HOLD
Aperture Delay 2
Aperture Jitter2
Aperture Delay Matching2
Full Power Bandwidth
DC ACCURACY
Resolution
Integral Nonlinearity (INL)1
Differential Nonlinearity (DNL)1
Positive Full-Scale Error1
Min
Typ
74
73
76
75
−84
−87
Max
Unit
−78
−79
dB
dB
dB
dB
Test Conditions/Comments
fIN = 50 kHz sine wave
fa = 49 kHz, fb = 51 kHz
−91
−89
−90
dB
dB
dB
10
40
±100
35
8
14
±2
±0.5
±4
±5
±3
±0.2
±1
±5
±3
±0.2
±4
±5
±3
±0.2
±3.5
±0.90
±25
±25
ns
ps
ps
MHz
MHz
@ 3 dB, ±10 V range
@ 0.1 dB, ±10 V range
Bits
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
Guaranteed no missed codes to 14 bits
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Matching from ADC A to ADC B
Channel-to-channel matching for ADC A and ADC B
www.BDTIC.com/ADI
Positive Full-Scale Error Match1
Zero Code Error1
Zero Code Error Match1
Negative Full-Scale Error1
Negative Full-Scale Error Match1
ANALOG INPUT
Input Voltage Ranges
(Programmed via RANGE Pins)
DC Leakage Current
Input Capacitance
Input Impedance
±0.01
9
13
500
2.5
250
1.2
±10
±25
±25
±25
±10
V
±5
0 to 10
±1
V
V
μA
pF
pF
kΩ
MΩ
kΩ
MΩ
Rev. 0 | Page 5 of 28
See Table 7
When in track, ±10 V range
When in track, ±5 V or 0 V to +10 V range
For ±10 V @ 500 kSPS
For ±10 V @ 100 kSPS
For ±5 V/0 V to +10 V @ 500 kSPS
For ±5 V/0 V to +10 V @ 100 kSPS
AD7366-5/AD7367-5
Parameter
REFERENCE INPUT/OUTPUT
Reference Output Voltage 3
Long-Term Stability
Output Voltage Hysteresis1
Reference Input Voltage Range
DC Leakage Current
Input Capacitance
DCAPA, DCAPB Output Impedance
Reference Temperature Coefficient
VREF Noise
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN2
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating State Leakage Current
Floating State Output Capacitance2
CONVERSION RATE
Conversion Time
Track/Hold Acquisition Time2
Throughput Rate
POWER REQUIREMENTS
VCC
VDD
VSS
VDRIVE
Normal Mode (Static)
IDD
ISS
ICC
Normal Mode (Operational)
IDD
ISS
ICC
Shutdown Mode
IDD
ISS
ICC
Power Dissipation
Normal Mode (Operational)
Min
Typ
Max
Unit
Test Conditions/Comments
2.494
2.5
150
50
2.506
V
ppm
ppm
V
μA
pF
pF
Ω
ppm/°C
μV rms
±0.2% maximum @ 25°C
For 1000 hours
2.5
±0.01
25
17
7
6
20
3.0
±1
25
0.7 × VDRIVE
External reference applied to DCAPA/Pin DCAPB
±5 V and ±10 V analog input range
0 V to 10 V analog input range
Bandwidth = 3 kHz
0.8
±1
V
V
μA
pF
0.4
±1
V
V
μA
pF
1.25
140
500
ns
ns
kSPS
5.25
16.5
−5
5.25
V
V
V
V
370
40
1.5
550
60
1.8
μA
μA
mA
1
0.7
3.4
1.2
0.82
4
mA
mA
mA
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.5 V
fS = 500 kSPS
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.25 V, internal reference enabled
0.01
0.01
0.3
1
1
3
μA
μA
μA
VDD = 16.5 V
VSS = −16.5 V
VCC = 5.25 V
46
15
20
1.9
54.5
mW
mW
mW
μW
VDD = +16.5 V, VSS = −16.5 V, VCC = +5.25 V
±10 V input range, fS = 100 kSPS
±5 V and 0 V to +10 V input range, fS = 100 kSPS
VDD = +16.5 V, VSS = −16.5 V, VCC = +5.25 V
±0.01
6
VDRIVE − 0.2
±0.01
8
VIN = 0 V or VDRIVE
www.BDTIC.com/ADI
Shutdown Mode
4.75
5
−16.5
2.7
48.75
1
See the Terminology section.
Sample tested during initial release to ensure compliance.
3
Refers to Pin DCAPA or Pin DCAPB.
2
Rev. 0 | Page 6 of 28
Full-scale step input
For 2.7 V ≤ VDRIVE ≤ 5.25 V, fSCLK = 20 MHz
Digital inputs = 0 V or VDRIVE
See Table 7
See Table 7
See Table 7
AD7366-5/AD7367-5
TIMING SPECIFICATIONS
AVCC = DVCC = 4.75 V to 5.25 V; VDD = 5 V to 16.5 V; VSS = −16.5 V to −5 V; VDRIVE = 2.7 V to 5.25 V; TA = TMIN to TMAX, unless otherwise noted. 1
Table 4.
Parameter
tCONVERT
2.7 V ≤ VDRIVE ≤ 5.25 V
Unit
tQUIET
1.25
1.25
10
20
50
μs max
μs max
kHz min
MHz max
ns min
t1
t2
t3
t4
t5 2
t6
t7
t8
t9
tPOWER-UP
10
40
0
10
20
7
0.3 × tSCLK
0.3 × tSCLK
10
70
ns min
ns min
ns min
ns max
ns max
ns min
ns min
ns min
ns max
μs max
fSCLK
1
Test Conditions/Comments
Conversion time, internal clock. CONVST falling edge to BUSY falling edge.
For the AD7367-5.
For the AD7366-5.
Frequency of serial read clock.
Minimum quiet time required between the end of serial read and the start of the next
conversion.
Minimum CONVST low pulse.
CONVST falling edge to BUSY rising edge.
BUSY falling edge to MSB valid once CS is low for t4 prior to BUSY going low.
Delay from CS falling edge until Pin 1 (DOUTA) and Pin 23 (DOUTB) are three-state disabled.
Data access time after SCLK falling edge.
SCLK to data valid hold time.
SCLK low pulse width.
SCLK high pulse width.
CS rising edge to DOUTA, DOUTB, high impedance.
Power up time from shutdown mode; time required between CONVST rising edge and
CONVST falling edge.
www.BDTIC.com/ADI
Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDRIVE) and timed from a voltage level of 1.6 V.
All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See the
Terminology section and Figure 25.
2
The time required for the output to cross is 0.4 V or 2.4 V.
Rev. 0 | Page 7 of 28
AD7366-5/AD7367-5
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
VDD to AGND, DGND
VSS to AGND, DGND
VDRIVE to DGND
VDD to AVCC
AVCC to AGND, DGND
DVCC to AVCC
DVCC to DGND
VDRIVE to AGND
AGND to DGND
Analog Input Voltage to AGND
Digital Input Voltage to DGND
Digital Output Voltage to GND
DCAPB, DCAPB Input to AGND
Input Current to Any Pin Except Supplies1
Operating Temperature Range
Storage Temperature Range
Junction Temperature
TSSOP Package
θJA Thermal Impedance
θJC Thermal Impedance
Pb-free Temperature, Soldering
Reflow
ESD
Rating
−0.3 V to +16.5 V
−16.5 V to +0.3 V
−0.3 V to DVCC
(VCC − 0.3 V) to +16.5 V
−0.3 V to +7 V
−0.3 V to +0.3 V
−0.3 V to +7 V
−0.3 V to DVCC
−0.3 V to +0.3 V
VSS − 0.3 V to VDD + 0.3 V
−0.3 V to VDRIVE + 0.3 V
−0.3 V to VDRIVE + 0.3 V
−0.3 V to AVCC + 0.3 V
±10 mA
−40°C to +85°C
−65°C to +150°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
128°C/W
42°C/W
www.BDTIC.com/ADI
1
260(+0)°C
1.5 kV
Transient currents of up to 100 mA do not cause latch-up.
Rev. 0 | Page 8 of 28
AD7366-5/AD7367-5
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
DOUTA
1
24
DGND
VDRIVE
2
23
DOUTB
DVCC
3
22
BUSY
RANGE1
RANGE0
ADDR
4
21
CNVST
AGND
7
AVCC
8
17
AGND
DCAP A
9
16
DCAP B
VSS 10
VA1 11
15
VDD
14
VA2 12
13
VB1
VB2
6
SCLK
TOP VIEW
(Not to Scale) 19 CS
18 REFSEL
20
06842-002
5
AD7366-5/
AD7367-5
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
1, 23
Mnemonic
DOUTA, DOUTB
2
VDRIVE
3
DVCC
4, 5
6
RANGE1,
RANGE0
ADDR
7, 17
AGND
8
AVCC
9, 16
DCAPA, DCAPB
10
VSS
11, 12
VA1, VA2
13, 14
VB2, VB1
15
VDD
Description
Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out on
the falling edge of the SCLK input and 12 SCLK cycles are required to access the data from the AD7366-5 while
14 SCLK cycle are required for the AD7367-5. The data simultaneously appears on both pins from the simultaneous
conversions of both ADCs. The data stream consists of the 12 bits of conversion data for the AD7366-5 and 14 bits
for the AD7367-5 and is provided MSB first. If CS is held low for a further 12 SCLK cycles for the AD7366-5 or 14 SCLK
cycles for the AD7367-5, on either DOUTA or DOUTB, the data from the other ADC follows on that DOUT pin. This
allows data from a simultaneous conversion on both ADCs to be gathered in serial format on either DOUTA or
DOUTB using only one serial port. See the Serial Interface section for more information.
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates.
This pin should be decoupled to DGND. The voltage range on this pin is 2.7 V to 5.25 V and may be different than
the voltage at AVCC and DVCC, but should never exceed either by more than 0.3 V.
Digital Supply Voltage, 4.75 V to 5.25 V. The DVCC and AVCC voltages should ideally be at the same potential.
For best performance, it is recommended that the DVCC and AVCC pins be shorted together, to ensure that the
voltage difference between them never exceeds 0.3 V, even on a transient basis. This supply should be decoupled
to DGND. Place 10 μF and 100 nF decoupling capacitors on the DVCC pin.
Analog Input Range Selection, Logic Inputs. The polarity on these pins determines the input range of the analog
input channels. See the Analog Inputs section and Table 8 for details.
Multiplexer Select, Logic Input. This input is used to select the pair of channels to be simultaneously converted,
either Channel 1 of both ADC A and ADC B, or Channel 2 of both ADC A and ADC B. The logic state on this pin is
latched on the rising edge of BUSY to set up the multiplexer for the next conversion.
Analog Ground. Ground reference point for all analog circuitry on the AD7366-5/AD7367-5. All analog input
signals and any external reference signal should be referred to this AGND voltage. Both AGND pins should
connect to the AGND plane of a system. The AGND and DGND voltages ideally should be at the same potential
and must not be more than 0.3 V apart, even on a transient basis.
Analog Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for the ADC cores. The AVCC and DVCC voltages
should ideally be at the same potential. For best performance, it is recommended that the DVCC and AVCC pins be
shorted together to ensure that the voltage difference between them never exceeds 0.3 V even on a transient
basis. This supply should be decoupled to AGND. Place 10 μF and 100 nF decoupling capacitors on the AVCC pin.
Decoupling Capacitor Pins. Decoupling capacitors are connected to these pins to decouple the reference buffer
for each respective ADC. For best performance, it is recommended to use a 680 nF decoupling capacitor on these
pins. Provided the output is buffered, the on-chip reference can be taken from these pins and applied externally
to the rest of a system.
Negative Power Supply Voltage. This is the negative supply voltage for the high voltage analog input structure
of the AD7366-5/AD7367-5. The supply must be less than or equal to −5 V (see Table 7 for further details).
Place 10 μF and 100 nF decoupling capacitors on the VSS pin.
Analog Inputs of ADC A. These are both single-ended analog inputs. The analog input range on these channels is
determined by the RANGE0 and RANGE1 pins.
Analog Inputs of ADC B. These are both single-ended analog inputs. The analog input range on these channels is
determined by the RANGE0 and RANGE1 pins.
Positive Power Supply Voltage. This is the positive supply voltage for the high voltage analog input structure
of the AD7366-5/AD7367-5. The supply must be greater than or equal to 5 V (see Table 7 for further details).
Place 10 μF and 100 nF decoupling capacitors on the VDD pin.
www.BDTIC.com/ADI
Rev. 0 | Page 9 of 28
AD7366-5/AD7367-5
Pin No.
18
Mnemonic
REFSEL
19
CS
20
21
SCLK
CNVST
22
24
BUSY
DGND
Description
Internal/External Reference Selection, Logic Input. If this pin is tied to logic high, the on-chip 2.5 V reference is
used as the reference source for both ADC A and ADC B. In addition, Pin DCAPA and Pin DCAPB must be tied to
decoupling capacitors. If the REFSEL pin is tied to GND, an external reference can be supplied to the AD7366-5/
AD7367-5 through the DCAPA and/or DCAPB pins.
Chip Select, Active Low Logic Input. This input frames the serial data transfer. When CS is logic low, the output bus
is enabled, and the conversion result is output on DOUTA and DOUTB.
Serial Clock, Logic Input. A serial clock input provides the SCLK for accessing the data from the AD7366-5/AD7367-5.
Conversion Start, Logic Input. This pin is edge triggered. On the falling edge of this input, the track/hold goes into
hold mode and the conversion is initiated. If CNVST is low at the end of a conversion, the part goes into powerdown mode. In this case, the rising edge of CNVST instructs the part to power up again.
Busy Output. BUSY transitions high when a conversion starts and remains high until the conversion completes.
Digital Ground. This is the ground reference point for all digital circuitry on the AD7366-5/AD7367-5. The DGND
pin should connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same
potential and must not be more than 0.3 V apart, even on a transient basis.
www.BDTIC.com/ADI
Rev. 0 | Page 10 of 28
AD7366-5/AD7367-5
TYPICAL PERFORMANCE CHARACTERISTICS
TA = 25°C, unless otherwise noted.
1.0
–76
0.8
0V TO +10V RANGE
–78
0.4
THD (dB)
0.2
0
–0.2
–0.8
0
2000
4000
6000
8000
10000 12000 14000 16000
CODE
–86
10
100
1000
ANALOG INPUT FREQUENCY (kHz)
Figure 6. THD vs. Analog Input Frequency
2.0
–66
1.5
1.0
–71
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
INTERNAL REFERENCE
±5V RANGE
RIN = 2000Ω
www.BDTIC.com/ADI
THD (dB)
0
–0.5
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
TA = 25°C
INTERNAL REFERENCE
–1.0
–1.5
0
2000
4000
6000
8000
RIN = 1300Ω
–76
RIN = 3000Ω
RIN = 470Ω
RIN = 5100Ω
–81
RIN = 56Ω
10000 12000 14000 16000
CODE
–86
10
Figure 4. AD7367-5 Typical INL
RIN = 240Ω
RIN = 3900Ω
100
1000
ANALOG INPUT FREQUENCY (kHz)
06842-007
0.5
06842-004
INL ERROR (LSB)
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
INTERNAL REFERENCE
–84
Figure 3. AD7367-5 Typical DNL
–2.0
±5V RANGE
06842-006
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
TA = 25°C
INTERNAL REFERENCE
–0.6
–1.0
±10V RANGE
–80
–82
–0.4
06842-003
DNL ERROR (LSB)
0.6
Figure 7. THD vs. Analog Input Frequency for Various Source Impedances
0
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS, fIN = 50kHz
INTERNAL REFERENCE
SNR = 76dB, SINAD = 75dB
–20
–40
77
±10V RANGE
75
–100
73
71
–120
69
–140
–160
0
50
100
150
FREQUENCY (kHz)
200
250
Figure 5. AD7367-5 FFT
0V TO +10V RANGE
67
10
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
INTERNAL REFERENCE
±5V RANGE
100
ANALOG INPUT FREQUENCY (kHz)
Figure 8. SINAD vs. Analog Input Frequency
Rev. 0 | Page 11 of 28
1000
06842-008
SINAD (dB)
–80
06842-005
(dB)
–60
AD7366-5/AD7367-5
–70
VCC, ADC A
–75
100mV p-p SINE WAVE ON AVCC
NO DECOUPLING CAPACITOR
VDD = 15V, VSS = –15V
VCC, ADC B
VDRIVE = 3V
fS = 500kSPS
–80
–80
0V TO +10V RANGE
–95
0
100
200
300
400
500
VSS, ADC A
600
Figure 9. Channel-to-Channel Isolation
110000
106091 CODES
31 CODES
0
200
ANALOG INPUT CURRENT (µA)
70000
600
800
1000
1200
40 AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
30 INTERNAL REFERENCE
VIN = 0V TO +10V
VIN = +5V
20
www.BDTIC.com/ADI
VIN = +10V
10
0
–10
VIN = –5V
10000
8192
8193
8194
8195
8196
CODE
–20
100
06842-010
8191
Figure 10. Histogram of Codes for 200k Samples
150
VIN = –10V
200
250
300
350
400
THROUGHPUT RATE (kSPS)
450
Figure 12. Analog Input Current vs. Throughput Rate
Rev. 0 | Page 12 of 28
500
06842-012
20000
0
400
SUPPLY RIPPLE FREQUENCY (kHz)
344 CODES
80000
30000
–120
Figure 11. PSRR vs. Supply Ripple Frequency Without Supply Decoupling
90000
40000
VSS, ADC B
–110
FREQUENCY OF INPUT NOISE (kHz)
50000
–100
VDD, ADC A
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
INTERNAL REFERENCE
–105
60000
VDD, ADC B
±10V RANGE
–100
100000
–90
06842-011
–90
–110
PSRR (dB)
±5V RANGE
–85
06842-009
CHANNEL-TO-CHANNEL ISOLATION (dB)
–70
AD7366-5/AD7367-5
2.5050
45
2.5045
40
2.5040
2.5035
35
2.5025
2.5020
2.5015
2.5010
10
20
30
40
50
60
70
80
90
CURRENT (µA)
06842-013
0
30
25
±10V RANGE
20
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V,
2.5005
±5V RANGE
0V TO +10V RANGE
15
100
150
200
250
300
350
400
Figure 15. Power vs. Sampling Frequency in Normal Mode
Figure 13. VREF vs. Reference Output Current Drive
0.300
DOUT SOURCE CURRENT
0.200
0.150
0.100
0.50
0
DOUT
SINK CURRENT
www.BDTIC.com/ADI
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = 15V
VDRIVE = 3V, fS = 500kSPS
INTERNAL REFERENCE
0
500
1000
1500
2000
CURRENT (µA)
2500
06842-014
VOUT OR VCC – VOUT (V)
0.250
450
SAMPLING FREQUENCY (kSPS)
Figure 14. DOUT Source Current vs. (VCC − VOUT ) and
DOUT Sink Current vs. VOUT
Rev. 0 | Page 13 of 28
500
06842-015
POWER (mW)
VREF (V)
2.5030
2.5000
AVCC = 5V, DVCC = 5V
VDD = 15V, VSS = –15V
VDRIVE = 3V
fS = 500kSPS
INTERNAL REFERENCE
AD7366-5/AD7367-5
TERMINOLOGY
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the
fundamental. For the AD7366-5/AD7367-5, it is defined as:
Differential Nonlinearity (DNL)
DNL is the difference between the measured and the ideal
1 LSB change between any two adjacent codes in the ADC.
Integral Nonlinearity (INL)
INL is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, a single (1)
LSB point below the first code transition and full scale, a point
1 LSB above the last code transition.
Zero Code Error
This is the deviation of the midscale transition (all 1s to all 0s)
from the ideal VIN voltage, that is, AGND – ½ LSB for bipolar
ranges and 2 × VREF − 1 LSB for the unipolar range.
Positive Full-Scale Error
This is the deviation of the last code transition (011…110) to
(011…111) from the ideal (that is, 4 × VREF − 1 LSB or 2 × VREF
– 1 LSB) after the zero code error has been adjusted out.
Negative Full-Scale Error
This is the deviation of the first code transition (10…000) to
(10…001) from the ideal (that is, −4 × VREF + 1 LSB, −2 × VREF +
1 LSB, or AGND + 1 LSB) after the zero code error has been
adjusted out.
THD (dB) = 20 log
V2 2 + V3 2 + V 4 2 + V5 2 + V6 2
V1
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic, or spurious noise, is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum. However, for
ADCs where the harmonics are buried in the noise floor, it is
a noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of crosstalk between any two channels when operating in any of the
input ranges. It is measured by applying a full-scale, 150 kHz
sine wave signal to all unselected input channels and determining how much that signal is attenuated in the selected channel
with a 50 kHz signal. The figure given is the typical across all
four channels for the AD7366-5/AD7367-5 (see Figure 9 for
more information).
www.BDTIC.com/ADI
Zero Code Error Match
This is the difference in zero code error across all 12 channels.
Positive Full-Scale Error Match
This is the difference in positive full-scale error across all channels.
Negative Full-Scale Error Match
This is the difference in negative full-scale error across all channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode at the end
of a conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±½ LSB, after the end of conversion.
Signal-to-Noise (+ Distortion) Ratio (SINAD)
This ratio is the measured ratio of signal-to-noise (+ distortion)
at the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all nonfundamental signals up
to half the sampling frequency (fS/2), excluding dc. The ratio is
dependent on the number of quantization levels in the digitization process: the more levels, the smaller the quantization noise.
The theoretical signal-to-noise (+ distortion) ratio for an ideal
N-bit converter with a sine wave input is given by:
Signal-to-Noise (+ Distortion) = (6.02N + 1.76) dB
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa
and fb, any active device with nonlinearities creates distortion
products at the sum, and different frequencies of mfa ± nfb
where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion
terms are those for which neither m nor n is equal to zero.
For example, the second-order terms include (fa + fb) and
(fa − fb), while the third-order terms include (2fa + fb),
(2fa − fb), (fa + 2fb), and (fa − 2fb).
The AD7366-5/AD7367-5 is tested using the CCIF standard
where two input frequencies near the top end of the input
bandwidth are used. In this case, the second-order terms are
usually distanced in frequency from the original sine waves,
while the third-order terms are usually at a frequency close to
the input frequencies. As a result, the second- and third-order
terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio
of the rms sum of the individual distortion products to the rms
amplitude of the sum of the fundamentals expressed in decibels.
Thus, for a 12-bit converter, this is 74 dB.
Rev. 0 | Page 14 of 28
AD7366-5/AD7367-5
Power Supply Rejection Ration (PSRR)
Variations in power supply affect the full-scale transition but
not the converter’s linearity. PSRR is the maximum change in
the full-scale transition point due to a change in power supply
voltage from the nominal value (see Figure 11).
Thermal Hysteresis
Thermal hysteresis is defined as the absolute maximum change
of reference output voltage after the device is cycled through
temperature from either
It is expressed in ppm using the following equation:
V HYS (ppm ) =
V REF (25° C) − V REF (T _ HYS)
× 10 6
V REF (25° C)
where:
VREF(25°C) is VREF at 25°C.
VREF(T_HYS) is the maximum change of VREF at T_HYS+
or T_HYS−.
T_HYS+ = +25°C to TMAX to +25°C
or
T_HYS− = +25°C to TMIN to +25°C
www.BDTIC.com/ADI
Rev. 0 | Page 15 of 28
AD7366-5/AD7367-5
THEORY OF OPERATION
The AD7366-5/AD7367-5 are fast, dual, 2-channel, 12-/14-bit,
bipolar input, simultaneous sampling, serial ADCs. The
AD7366-5/AD7367-5 can accept bipolar input ranges of ±10 V
and ±5 V. They can also accept a 0 V to 10 V unipolar input
range. The AD7366-5/AD7367-5 require VDD and VSS dual
supplies for the high voltage analog input structure. These
supplies must be greater than or equal to the analog input range
(see Table 7 for the minimum requirements on these supplies
for each analog input range). The AD7366-5/AD7367-5 require
a low voltage 4.75 V to 5.25 V VCC supply to power the ADC core.
Table 7. Reference and Supply Requirements for Each
Analog Input Range
±5
0 to +10
Reference
Voltage (V)
+2.5
+3.0
+2.5
+3.0
+2.5
+3.0
Full-Scale
Input
Range (V)
±10
±12
±5
±6
0 to +10
0 to +12
AVCC (V)
+5
+5
+5
+5
+5
+5
Minimum
VDD/VSS (V)
±10
±12
±5
±6
+10/AGND
+12/AGND
The analog inputs are configured as two single-ended inputs for
each ADC. The various different input voltage ranges can be
selected by programming the RANGE bits as shown in Table 8.
CONVERTER OPERATION
The AD7366-5/AD7367-5 have two successive approximation
ADCs, each based around two capacitive DACs. Figure 16 and
Figure 17 show simplified schematics of an ADC in acquisition
and conversion phases, respectively. The ADC is comprised of
control logic, a SAR, and a capacitive DAC. In Figure 16 (the
acquisition phase), SW2 is closed, SW1 is in Position A, the
comparator is held in a balanced condition, and the sampling
capacitor arrays acquire the signal on the input.
CAPACITIVE
DAC
VIN
A
SW1
CONTROL
LOGIC
www.BDTIC.com/ADI
Each AD7366-5/AD7367-5 contains two on-chip, track-and-hold
amplifiers, two successive approximation ADCs, and a serial
interface with two separate data output pins. The device is housed
in a 24-lead TSSOP, offering the user considerable space-saving
advantages over alternative solutions.
The AD7366-5/AD7367-5 require a CNVST signal to start a
conversion. On the falling edge of CNVST, both track-andholds are placed into hold mode, and the conversions are
initiated. The BUSY signal goes high to indicate that the
conversions are taking place. The clock source for each
successive approximation ADC is provided by an internal
oscillator. The BUSY signal goes low to indicate the end of
conversion. On the falling edge of BUSY, the track-and-hold
returns to track mode. Once the conversion is finished, the
serial clock input accesses data from the part.
B
SW2
COMPARATOR
AGND
Figure 16. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 17), SW2 opens,
and SW1 moves to Position B, causing the comparator to
become unbalanced. The control logic and the charge redistribution DAC is used to add and subtract fixed amounts of
charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is
balanced again, the conversion is complete. The control logic
generates the ADC output code.
CAPACITIVE
DAC
VIN
The AD7366-5/AD7367-5 have an on-chip 2.5 V reference that
can be disabled when an external reference is preferred. If the
internal reference is to be used elsewhere in a system, the output
from DCAPA and DCAPB must first be buffered. On power-up, the
REFSEL pin must be tied to a high or low logic state to select
either the internal or external reference option.
A
SW1
B
CONTROL
LOGIC
SW2
COMPARATOR
AGND
Rev. 0 | Page 16 of 28
Figure 17. ADC Conversion Phase
06842-019
Selected
Analog Input
Range (V)
±10
If the internal reference is the preferred option, the user must
tie the REFSEL pin logic high. Alternatively, if REFSEL is tied to
GND, an external reference can be supplied to both ADCs
through the DCAPA and DCAPB pins.
06842-018
CIRCUIT INFORMATION
AD7366-5/AD7367-5
ANALOG INPUTS
TRANSFER FUNCTION
Each ADC in the AD7366-5/AD7367-5 has two single-ended
analog inputs. Figure 18 shows the equivalent circuit of the
analog input structure of the AD7366-5/AD7367-5. The two
diodes provide ESD protection. Care must be taken to ensure
that the analog input signals never exceed the supply rails by
more than 300 mV. Otherwise, these diodes become forwardbiased and start conducting current into the substrate. The
diodes can conduct up to 10 mA without causing irreversible
damage to the part. The resistors are lumped components made
up of the on resistance of the switches. The value of these resistors
is typically 170 Ω. Capacitor C1 can primarily be attributed to
pin capacitance while Capacitor C2 is the sampling capacitor of
the ADC. The total lumped capacitance of C1 and C2 is approximately 9 pF for the ±10 V input range and approximately 13 pF
for all other input ranges.
The output coding of the AD7366-5/AD7367-5 is twos complement. The designed code transitions occur at successive integer
LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size is
dependent on the analog input range selected (see Table 10).
The ideal transfer characteristic is shown in Figure 19.
Table 10. LSB Sizes for Each Analog Input Range
Input
Range
±10 V
±5 V
0 V to +10 V
C1
C2
06842-020
D
VSS
000...001
000...000
111...111
100...010
100...001
100...000
Figure 18. Equivalent Analog Input Structure
The AD7366-5/AD7367-5 can handle true bipolar input voltages.
The analog input can be set to one of three ranges: ±10 V, ±5 V, or
0 V to +10 V. The logic levels on Pin RANGE0 and Pin RANGE1
determine which input range is selected as outlined in Table 8.
These range bits should not be changed during the acquisition
time prior to a conversion, but can change at any other time.
–FSR/2 + 1LSB
+FSR/2 – 1LSB
0V
ANALOG INPUT
www.BDTIC.com/ADI
Table 8. Analog Input Range Selection
RANGE0
0
1
0
1
RANGE1
0
0
1
1
Range Selected
±10 V
±5 V
0 V to +10 V
Do not program
The parts require VDD and VSS dual supplies for the high voltage
analog input structures. These supplies must be greater than or
equal to ±5 V (see Table 7 for the requirements on these supplies).
The AD7366-5/AD7367-5 require a low voltage 4.75 V to 5.25 V
AVCC supply to power the ADC core, a 4.75 V to 5.25 V DVCC
supply for digital power, and a 2.7 V to 5.25 V VDRIVE supply for
interface power.
Channel selection is made via the ADDR pin as shown in Table 9.
The logic level on the ADDR pin is latched on the rising edge of
the BUSY signal for the next conversion, not the one in progress.
When power is first supplied to the AD7366-5/AD7367-5, the
default channel selection is VA1 and VB1.
Table 9. Channel Selection
ADDR
0
1
Channels Selected
VA1, VB1
VA2, VB2
06842-021
R1
ADC CODE
D
AD7367-5
Full-Scale
LSB Size
Range
(mV)
20 V/16384
1.22
10 V/16384
0.61
10 V/16384
0.61
011...111
011...110
VDD
VIN0
AD7366-5
Full-Scale
LSB Size
Range
(mV)
20 V/4096
4.88
10 V/4096
2.44
10 V/4096
2.44
Figure 19. Transfer Characteristic
Track-and-Hold
The track-and-hold on the analog input of the AD7366-5/
AD7367-5 allows the ADC to accurately convert an input sine
wave of full-scale amplitude to 12-/14-bit accuracy. The input
bandwidth of the track-and-hold is greater than the Nyquist
rate of the ADC. The AD7366-5/AD7367-5 can handle
frequencies up to 35 MHz.
The track-and-hold enters its tracking mode once the BUSY
signal goes low after the CS falling edge. The time required to
acquire an input signal depends on how quickly the sampling
capacitor is charged. With zero source impedance, 140 ns is
sufficient to acquire the signal to the 12-bit level for the AD7366-5
and the 14-bit level for the AD7367-5. The acquisition time for
the ±10 V, ±5 V, and 0 V to +10 V ranges to settle to within ±½ LSB
is typically 140 ns. The ADC goes back into hold mode on the
falling edge of CNVST.
The acquisition time required is calculated using the following
formula:
tACQ = 10 × ((RSOURCE + R) × C)
where:
C is the sampling capacitance.
R is the resistance seen by the track-and-hold amplifier looking
at the input.
RSOURCE should include any extra source impedance on the
analog input.
Rev. 0 | Page 17 of 28
AD7366-5/AD7367-5
TYPICAL CONNECTION DIAGRAM
Unlike other bipolar ADCs, the AD7366-5/AD7367-5 do not
have a resistive analog input structure. On the AD7366-5/
AD7366-5, the bipolar analog signal is sampled directly onto
the sampling capacitor. This gives the devices high analog input
impedance. The analog input impedance can be calculated from
the following formula:
where:
fS is the sampling frequency.
CS is the sampling capacitor value.
Figure 20 shows a typical connection diagram for the AD7366-5/
AD7367-5. In this configuration, the AGND pin is connected
to the analog ground plane of the system, and the DGND pin
is connected to the digital ground plane of the system. The
analog inputs on the AD7366-5/AD7367-5 accept bipolar
single-ended signals. The AD7366-5/AD7367-5 can operate
with either an internal or an external reference. In Figure 20, the
AD7366-5/AD7367-5 is configured to operate with the internal
2.5 V reference. A 680 nF decoupling capacitor is required when
operating with the internal reference.
CS depends on the analog input range chosen (see the Analog
Inputs section). When operating at 500 kSPS, the analog input
impedance is typically 260 kΩ for the ±10 V range. As the
sampling frequency is reduced, the analog input impedance
further increases. As the analog input impedance increases, the
current required to drive the analog input therefore, decreases
(see Figure 7 for more information).
The AVCC and DVCC pins are connected to a 5 V supply voltage.
The VDD and VSS are the dual supplies for the high voltage analog
input structures. The voltage on these pins must be greater than
or equal to ±5 V (see Table 7 for more information). The VDRIVE pin
is connected to the supply voltage of the microprocessor. The
voltage applied to the VDRIVE input controls the voltage of the
serial interface. VDRIVE can be set to 3 V or 5 V.
Z = 1/(fS × CS)
+
0.1µF
+5V TO +16.5V
SUPPLY
+5V SUPPLY
www.BDTIC.com/ADI
+
10µF
+
0.1µF
0.1µF
VDD
VA1
DVCC AVCC
VDRIVE
AD7366-5/
AD7367-5
VA2
ANALOG INPUTS ±10V,
±5V, AND 0V TO +10V
+
10µF
+3V OR +5V SUPPLY
0.1µF
+
10µF
CS
SCLK
CNVST
680nF
+
680nF
+
VB1
DOUTA
DOUTB
VB2
ADDR
BUSY
DCAP A
REFSEL
DCAP B
RANGE0
RANGE1
AGND DGND
VSS
+
MICROCONTROLLER/
MICROPROCESSOR
+
VDRIVE
SERIAL
INTERFACE
10µF
+
06842-022
–16.5V TO –5V
SUPPLY
0.1µF
+
Figure 20. Typical Connection Diagram for ±10 V Range Using Internal Reference
Rev. 0 | Page 18 of 28
AD7366-5/AD7367-5
DRIVER AMPLIFIER CHOICE
VDRIVE
Each AD7366-5/AD7367-5 has a total of four analog inputs,
which operate in single-ended mode. Both ADC analog inputs
can be programmed to one of the three analog input ranges. In
applications where the signal source is high impedance, it is
recommended to buffer the signal before applying it to the
ADC analog inputs. Figure 21 shows the configuration of the
AD7366-5/AD7367-5 in single-ended mode.
The AD7366-5/AD7367-5 also have a VDRIVE feature to control
the voltage at which the serial interface operates. VDRIVE allows
the ADC to easily interface to both 3 V and 5 V processors. For
example, if the AD7366-5/AD7367-5 is operated with a VCC of
5 V, the VDRIVE pin could be powered from a 3 V supply, allowing
a large dynamic range with low voltage digital processors. Thus,
the AD7366-5/AD7367-5 could be used with the ±10 V input
range while still being able to interface to 3 V digital parts.
In applications where the THD and SNR are critical specifications, the analog input of the AD7366-5/AD7367-5 should be
driven from a low impedance source. Large source impedances
significantly affect the ac performance of the ADC and can
necessitate the use of an input buffer amplifier.
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum source
impedance depends on the amount of THD that can be tolerated
in the application. The THD increases as the source impedance
increases and performance degrades. Figure 7 shows THD vs.
the analog input frequency for various source impedances.
Depending on the input range and analog input configuration
selected, the AD7366-5/AD7367-5 can handle source
impedances as illustrated in Figure 7.
REFERENCE
The AD7366-5/AD7367-5 can operate with either the internal
2.5 V on-chip reference or an externally applied reference. The
logic state of the REFSEL pin determines whether the internal
reference is used. The internal reference is selected for both ADCs
when the REFSEL pin is tied to logic high. If the REFSEL pin is
tied to GND, an external reference can be supplied through the
DCAPA and DCAPB pins. On power-up, the REFSEL pin must be
tied to either a low logic or high logic state for the part to operate.
Suitable reference sources for the AD7366-5/AD7367-5 include
the AD780, AD1582, ADR431, REF193, and ADR391.
The internal reference circuitry consists of a 2.5 V band gap
reference and a reference buffer. When operating the AD7366-5/
AD7367-5 in internal reference mode, the 2.5 V internal reference
is available at the DCAPA and DCAPB pins, which should be
decoupled to AGND using a 680 nF capacitor. It is recommended
that the internal reference be buffered before applying it elsewhere
in the system. The internal reference is capable of sourcing up
to 150 μA with an analog input range of ±10 V and 70 μA for
both the ±5 V range and 0 V to +10 V range
www.BDTIC.com/ADI
Due to the programmable nature of the analog inputs on the
AD7366-5/AD7367-5, the choice of op amp used to drive the
inputs is a function of the particular application and depends
on the selected analog input voltage ranges.
The driver amplifier must be able to settle for a full-scale step to
a 14-bit level, 0.0061%, in less than the specified acquisition time
of the AD7366-5/AD7367-5. An op amp such as the AD8021
meets this requirement when operating in single-ended mode.
The AD8021 needs an external compensating NPO type of
capacitor. The AD8022 can also be used in high frequency
applications where a dual version is required. For lower frequency
applications, recommended op amps are the AD797, AD845,
and AD8610.
The AD7366-5/AD7367-5 is specified for a 2.5 V to 3 V reference
range. When a 3 V reference is selected, the ranges are ±12 V,
±6 V, and 0 V to +12 V. For these ranges, the VDD and VSS supply
must be greater than or equal to the +12 V and −12 V, respectively.
+
V+
If the internal reference operation is required for the ADC
conversion, the REFSEL pin must be tied to logic high on powerup. The reference buffer requires 70 μs to power up and charge
the 680 nF decoupling capacitor during the power-up time.
10µF
+5V
+
+10V/+5V
0.1µF
+
AGND
AD8021
VA1
–10V/–5V
AD7366-5/
AD7367-5*
1kΩ
15pF
+
1kΩ
VDD DVCC/AVCC
+
0.1µF
VSS
CCOMP = 10pF
*ADDITIONAL PINS OMITTED FOR CLARITY.
06842-023
10µF
V–
Figure 21. Typical Connection Diagram with the AD8021
Driving the Analog Input in Single-Ended Mode
Rev. 0 | Page 19 of 28
AD7366-5/AD7367-5
MODES OF OPERATION
The mode of operation for the AD7366-5/AD7367-5 is selected
by the (logic) state of the CNVST signal at the end of a conversion. There are two possible modes of operation: normal mode
and shutdown mode. These modes of operation are designed to
provide flexible power management options, which can be
chosen to optimize the power dissipation/throughput rate
ratio for differing application requirements.
The BUSY signal remains high for the duration of the conversion.
The CS pin must be brought low to bring the data bus out of
three-state; subsequently 12 SCLK cycles are required to read
the conversion result from the AD7366-5, while 14 SCLK cycles
are required to read from the AD7367-5. The DOUT lines return
to three-state only when CS is brought high. If CS is left low for
a further 12 SCLK cycles for the AD7366-5 or 14 SCLK cycles
for the AD7367-5, the result from the other on-chip ADC is
also accessed on the same DOUT line, as shown in Figure 27 and
Figure 28 (see the Serial Interface section).
NORMAL MODE
Normal mode is intended for applications needing fast
throughput rates because the user does not have to worry
about any power-up times (with the AD7366-5/AD7367-5
remaining fully powered at all times). Figure 22 shows the
normal mode of operation for the AD7366-5, while Figure 23
illustrates normal mode for the AD7367-5.
After 24 SCLK cycles have elapsed for the AD7366-5 and 28 SCLK
cycles have elapsed for the AD7367-5, the DOUT line returns to
three-state when CS is brought high (not on the 24th or 28th SCLK
falling edge). If CS is brought high prior to this, the DOUT line
returns to three-state at that point. Thus, CS must be brought
high once the read is completed because the bus does not
automatically return to three-state upon completion of the
dual result read.
The conversion is initiated on the falling edge of CNVST as
described in the Circuit Information section. To ensure that
the part remains fully powered up at all times, CNVST must be
at a logic high state prior to the BUSY signal going low. If
CNVST is at a logic low state when the BUSY signal goes low,
the analog circuitry powers down and the part ceases converting.
Once a data transfer is complete and DOUTA and DOUTB have
returned to three-state, another conversion can be initiated after
the quiet time, tQUIET, has elapsed by bringing CNVST low again.
www.BDTIC.com/ADI
t1
CNVST
tQUIET
BUSY
t2
tCONVERT
t3
CS
SCLK
12
06842-024
1
14
06842-025
SERIAL READ OPERATION
Figure 22. Normal Mode Operation for the AD7366-5
t1
CNVST
tQUIET
BUSY
t2
tCONVERT
t3
CS
SCLK
SERIAL READ OPERATION
1
Figure 23. Normal Mode Operation for the AD7367-5
Rev. 0 | Page 20 of 28
AD7366-5/AD7367-5
SHUTDOWN MODE
POWER-UP TIMES
Shutdown mode is intended for use in applications where slow
throughput rates are required. Shutdown mode is suited to
applications where a series of conversions performed at a
relatively high throughput rate are followed by a long period of
inactivity and, thus, shutdown. When the AD7366-5/AD7367-5
are in full power-down, all analog circuitry is powered down.
As described in the Shutdown Mode section, the AD7366-5/
AD7367-5 have one power-down mode. This section deals with
the power-up time required when coming out of this mode. It
should be noted that these power-up times apply with the
recommended capacitors in place on the DCAPA and DCAPB pins.
To power up from shutdown, CNVST must be brought high and
remain high for a minimum of 70 μs, as shown in Figure 24.
The falling edge of CNVST initiates the conversion. The BUSY
output subsequently goes high to indicate that the conversion is
in progress. Once the conversion is completed, the BUSY output
returns low. If the CNVST signal is at logic low when BUSY
goes low, the part enters shutdown at the end of the conversion
phase. While the part is in shutdown mode, the digital output
code from the last conversion on each ADC can still be read
from the DOUT pins. To read the DOUT data, CS must be brought
low as described in the Serial Interface section. The DOUT pins
return to three-state once CS is brought back to logic high.
When power supplies are first applied to the AD7366-5/AD7367-5,
the ADC can power up with CNVST in either the low or high
logic state. Before attempting a valid conversion, CNVST must
be brought high and remain high for the recommended powerup time of 70 μs. CNVST can then be brought low to initiate a
conversion. With the AD7366-5/AD7367-5, no dummy conversion
is required before valid data can be read from the DOUT pins.
If it is intended to place the part in shutdown mode when the
supplies are first applied, the AD7366-5/AD7367-5 must be
powered up, and a conversion initiated. However, CNVST
should remain in the logic low state, and when the BUSY signal
goes low, the part enters shutdown.
To exit full power-down and to power up the AD7366-5/
AD7367-5, a rising edge of CNVST is required. After the
required power-up time has elapsed, CNVST may be brought
low again to initiate another conversion, as shown in Figure 24
Once supplies are applied to the AD7366-5/AD7367-5, sufficient
time must be allowed for any external reference to power up
and to charge the various reference buffer decoupling capacitors
to their final values.
www.BDTIC.com/ADI
tPOWER-UP
ENTERS SHUTDOWN
CNVST
BUSY
t2
tCONVERT
SCLK
SERIAL READ OPERATION
1
12
Figure 24. Autoshutdown Mode for AD7366-5
Rev. 0 | Page 21 of 28
06842-026
t3
CS
AD7366-5/AD7367-5
SERIAL INTERFACE
Figure 25 and Figure 26 show the detailed timing diagrams for
serial interfacing to the AD7366-5 and the AD7367-5, respectively.
On the falling edge of CNVST, the AD7366-5/AD7367-5 simultaneously converts the selected channels. These conversions are
performed using the on-chip oscillator. After the falling edge of
CNVST, the BUSY signal goes high, indicating the conversion has
started. It returns low once the conversion has been completed.
The data can now be read from the DOUT pins.
On the rising edge of CS, the conversion is terminated, and DOUTA
and DOUTB go back into three-state. If CS is not brought high,
but is instead held low for a further 12 SCLK cycles for the
AD7366-5 or 14 SCLK cycles for the AD7367-5 on either DOUTA
or DOUTB, the data from the other ADC follows on that DOUT pin.
This is illustrated in Figure 27 and Figure 28 where the case for
DOUTA is shown. In this case, the DOUT line in use goes back into
three-state on the rising edge of CS.
CS and SCLK signals are required to transfer data from the
AD7366-5/AD7367-5. The parts have two output pins corresponding to each ADC. Data can be read from the AD7366-5/
AD7367-5 using both DOUTA and DOUTB. Alternatively, a single
output pin of the user’s choice can be used. The SCLK input signal
provides the clock source for the serial interface. The CS goes
low to access data from the AD7366-5/AD7367-5. The falling edge
of CS takes the bus out of three-state and clocks out the MSB of
the conversion result. The data stream consists of 12 bits of data
for the AD7366-5 and 14 bits of data for the AD7367-5, MSB first.
The first bit of the conversion result is valid on the first SCLK
falling edge after the CS falling edge. The subsequent 11-bits/
13-bits of data for the AD7366-5/AD7367-5, respectively, are
clocked out on the falling edge of the SCLK signal. A minimum
of 12 clock pulses must be provided to the AD7366-5 to access
each conversion result, while a minimum of 14 clock pulses must
be provided to the AD7367-5 to access the conversion result.
If the falling edge of SCLK coincides with the falling edge of CS,
the falling edge of SCLK is not acknowledged by the AD7366-5/
AD7367-5, and the next falling edge of the SCLK is the first
registered after the falling edges of the CS.
The CS pin can be brought low before the BUSY signal goes low,
indicating the end of a conversion. Once CS is at a logic low state,
the data bus is brought out of three-state. This feature can be
utilized to ensure that the MSB is valid on the falling edge of
BUSY by bringing CS low a minimum of t4 ns before the BUSY
signal goes low. The dotted CS line in Figure 22 and Figure 23
illustrates this.
Alternatively, the CS pin can be tied to a low logic state continuously. In this case, the DOUT pins never enter three-state, and the
data bus is continuously active. Under these conditions, the MSB
of the conversion result for the AD7366-5/AD7367-5 is available
on the falling edge of the BUSY signal. The next most significant
bit is available on the first SCLK falling edge after the BUSY
signal has gone low. This mode of operation enables the user to
read the MSB as soon as it is made available by the converter.
www.BDTIC.com/ADI
Figure 25 shows how a 12 SCLK read is used to access the
conversion results, while Figure 26 illustrates the case for the
AD7367-5 with a 14 SCLK read.
CS
t8
3
2
4
t5
t4
THREESTATE
5
DB10
DB9
12
t6
DB8
t9
t7
DB2
DB1
DB0
DB11
THREE-STATE
06842-027
DOUTA
DOUTB
1
THREE-STATE
06842-028
SCLK
Figure 25. Serial Interface Timing Diagram for the AD7366-5
CS
t8
SCLK
DOUTA
DOUTB THREESTATE
1
3
2
4
5
t5
t4
DB12
DB11
14
t6
DB10
t9
t7
DB2
DB1
DB13
Figure 26. Serial Interface Timing Diagram for the AD7367-5
Rev. 0 | Page 22 of 28
DB0
AD7366-5/AD7367-5
CS
t8
3
2
t4
DOUTA
THREESTATE DB11A
5
4
t5
DB10 A
10
t7
11
12
13
24
t6
DB1 A
DB9 A
DB0 A
DB11B
DB10 B
DB1 B
DB0 B
THREESTATE
06842-030
1
THREESTATE
06842-029
SCLK
Figure 27. Reading Data from Both ADCs on One DOUT Line with 24 SCLKs for the AD7366-5
CS
t8
SCLK
1
3
2
t3
DOUTA
THREE- DB13
A
STATE
DB12 A
5
4
t5
DB11A
t7
12
13
14
15
28
t6
DB1 A
DB0 A
DB13 B
DB12 B
DB1 B
DB0 B
Figure 28. Reading Data from Both ADCs on One DOUT Line with 28 SCLKs for the AD7367-5
www.BDTIC.com/ADI
Rev. 0 | Page 23 of 28
AD7366-5/AD7367-5
MICROPROCESSOR INTERFACING
The serial interface on the AD7366-5/AD7367-5 allows the
parts to be directly connected to a range of different microprocessors. This section explains how to interface the AD7366-5/
AD7367-5 with some more common microcontrollers and DSP
serial interface protocols.
AD7366-5/AD7367-5 TO ADSP-218x
The ADSP-218x family of DSPs interfaces directly to the
AD7366-5/AD7367-5 with no glue logic required. The VDRIVE
pin of the AD7366-5/AD7367-5 takes the same supply voltage
as that of the ADSP-218x. This allows the ADC to operate at a
higher supply voltage than its serial interface and therefore, the
ADSP-218x, if necessary. The connection diagram in Figure 29
shows both DOUTA and DOUTB of the AD7366-5/AD7367-5
connected to both serial ports of the ADSP-218x. The SPORT0
and SPORT1 control registers should be set up as shown in
Table 11 and Table 12.
ADSP-218x*
AD7366-5/
AD7367-5*
SCLK
SCLK0
Setting
TFSW = RFSW = 1
INVRFS = INVTFS = 1
DTYPE = 00
SLEN = 1111
ISCLK = 1
TFSR = RFSR = 1
IRFS = 0
ITFS = 1
TFS0
Description
Alternate framing.
Active low frame signal.
Right justify data.
16-bit data-word (or can be set to 1101
for 14-bit data-word).
Internal serial clock.
Frame every word.
Table 12. SPORT1 Control Register Setup
Setting
TFSW = RFSW = 1
INVRFS = INVTFS = 1
DTYPE = 00
SLEN = 1111
ISCLK = 0
TFSR = RFSR = 1
IRFS = 0
ITFS = 1
SCLK1
CS
Table 11. SPORT0 Control Register Setup
Description
Alternate framing.
Active low frame signal.
Right justify data.
16-bit data-word (or can be set to 1101
for 14-bit data-word).
External serial clock.
Frame every word.
www.BDTIC.com/ADI
RFS0
RFS1
DOUTA
DR0
DOUTB
DR1
BUSY
IRQn
CNVST
The ADSP-218x has the TFS0 and RFS0 of the SPORT0 and the
RFS1 of SPORT1 tied together. TFS0 is set as an output, and both
RFS0 and RFS1 are set as inputs. The DSP operates in alternate
framing mode, and the SPORT control registers are set up as
described in Table 11 and Table 12. The frame synchronization
signal generated on the TFS0 is tied to CS.
FLn
VDD
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 29. Interfacing the AD7366-5/AD7367-5 to the ADSP-218x
06842-031
VDRIVE
The AD7366-5/AD7367-5 BUSY line provides an interrupt to
the ADSP-218x when the conversion is complete. The conversion
results can then be read from the AD7366-5/AD7367-5 using a
read operation. When an interrupt is received on IRQn from the
BUSY signal, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS and, therefore, the
reading of data.
Rev. 0 | Page 24 of 28
AD7366-5/AD7367-5
AD7366-5/AD7367-5 TO ADSP-BF53x
AD7366-5/AD7367-5 TO TMS320VC5506
The ADSP-BF53x family of DSPs interfaces directly to the
AD7366-5/AD7367-5 with no glue logic required. The availability
of secondary receive registers on the serial ports of the Blackfin®
DSPs means that only one serial port is necessary to read from
both DOUTA and DOUTB pins simultaneously. Figure 30 shows
DOUTA and DOUTB of the AD7366-5/AD7367-5 connected to
Serial Port 0 of the ADSP-BF53x. The SPORT0 Receive
Configuration 1 register and SPORT0 Receive Configuration 2
register should be set up as outlined in Table 13 and Table 14.
The serial interface on the TMS320VC5506 uses a continuous
serial clock and frame synchronization signals to synchronize
the data transfer operations with peripheral devices like the
AD7366-5/AD7367-5. The CS input allows easy interfacing
between the TMS320VC5506 and the AD7366-5/AD7367-5
with no glue logic required. The serial ports of the TMS320VC5506
are set up to operate in burst mode with internal CLKX0 (Tx
serial clock on Serial Port 0) and FSX0 (Tx frame sync from
Serial Port 0). The connection diagram is shown in Figure 31.
The serial port control registers (SPC) must be setup as shown
in Table 15.
SERIAL
DEVICE A
(PRIMARY)
ADSP-BF53x*
SPORT0
DOUTA
DR0PRI
SCLK
RCLKO
CS
BUSY
CLKR0
RXINPUTS
CLKX1
PFn
DOUTB
DR0SEC
CLKR1
SERIAL
DEVICE B
(SECONDARY)
*ADDITIONAL PINS OMITTED FOR CLARITY.
CLKX0
SCLK
RFS0
CNVST
VDRIVE
TMS320VC5506*
AD7366-5/
AD7367-5*
DOUTA
DR0
DOUTB
DR1
CS
VDD
FSX0
FSR0
06842-032
AD7366-5/
AD7367-5*
FSR1
BUSY
Figure 30. Interfacing the AD7366-5/AD7367-5 to the ADSP-BF53x
INTn
CNVST
XF
www.BDTIC.com/ADI
Table 13. SPORT0 Receive Configuration 1 Register
(SPORT0_RCR1) Setup
Setting
RCKFE = 1
LRFS = 1
RFSR = 1
IRFS = 1
RLSBIT = 0
RDTYPE = 00
IRCLK = 1
RSPEN = 1
SLEN = 1111
Description
Sample data with falling edge of RSCLK.
Active low frame signal.
Frame every word.
Internal RFS used.
Receive MSB first.
Zero fill.
Internal receive clock.
Receive enabled.
16-bit data-word (or can be set to 1101 for
14-bit data-word).
TFSR = RFSR = 1
Table 14. SPORT0 Receive Configuration 2 Register
(SPORT0_RCR2) Setup
Setting
RXSE = 1
SLEN = 1111
Description
Secondary side enabled.
16-bit data-word (or can be set to 1101 for
14-bit data-word).
06842-033
VDRIVE
VDD
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 31. Interfacing the AD7366-5/AD7367-5 to the TMS320VC5506
Table 15. Serial Port Control Register Setup
SPC
SPC0
SPC1
FO
0
0
FSM
1
1
MCM
1
0
TXM
1
0
The VDRIVE pin of the AD7366-5/AD7367-5 takes the same
supply voltage as that of the TMS320VC5506. This allows the
ADC to operate at a higher voltage than its serial interface and,
therefore, the TMS320VC5506, if necessary.
As with the previous interfaces, conversion can be initiated
from the TMS320VC5506 or from an external source, and the
processor is interrupted when the conversion sequence is
complete.
Rev. 0 | Page 25 of 28
AD7366-5/AD7367-5
AD7366-5/AD7367-5 TO DSP563xx
The connection diagram in Figure 32 shows how the AD7366-5/
AD7367-5 can be connected to the enhanced synchronous
serial interface (ESSI) of the DSP563xx family of DSPs from
Motorola. There are two on-board ESSIs, and each is operated in
synchronous mode (Bit SYN = 1 in the CRB register) with
internally generated word length frame sync for both Tx and Rx
(Bit FSL1 = 0 and Bit FSL0 = 0 in the CRB register).
DSP563xx*
AD7366-5/
AD7367-5*
SCLK
SCK0
DOUTA
SRD0
DOUTB
SRD1
CS
SC02
BUSY
IRQn
SCK1
Normal operation of the ESSI is selected by making MOD = 0 in
the CRB register. Set the word length to 16 by setting Bit WL1 = 1
and Bit WL0 = 0 in the CRA register. The FSP bit in the CRB
register should be set to 1 so that the frame sync is negative.
In Figure 32, the serial clock is taken from the ESSI0 so the SCK0
pin must be set as an output (SCKD = 1) while the SCK1 pin is set
as an input (SCKD = 0). The frame sync signal is taken from SC02
on ESSI0, so SCD2 = 1, while on ESSI1, SCD2 = 0; therefore, SC12
is configured as an input. The VDRIVE pin of the AD7366-5/
AD7367-5 takes the same supply voltage as that of the DSP563xx.
This allows the ADC to operate at a higher voltage than its
serial interface and, therefore, the DSP563xx, if necessary.
SC12
CNVST
PBn
*ADDITIONAL PINS OMITTED FOR CLARITY.
VDD
06842-034
VDRIVE
Figure 32. Interfacing the AD7366-5/AD7367-5 to the DSP563xx
www.BDTIC.com/ADI
Rev. 0 | Page 26 of 28
AD7366-5/AD7367-5
APPLICATION HINTS
LAYOUT AND GROUNDING
The printed circuit board that houses the AD7366-5/AD7367-5
should be designed so that the analog and digital sections are
confined to their own separate areas of the board. This design
facilitates the use of ground planes that can be easily separated.
To provide optimum shielding for ground planes, a minimum
etch technique is generally the best option. All AGND pins on
the AD7366-5/AD7367-5 should be connected to the AGND
plane. Digital and analog ground pins should be joined in only
one place. If the AD7366-5/AD7367-5 are in a system where
multiple devices require an AGND and DGND connection, the
connection should still be made at only one point. A star point
should be established as close as possible to the ground pins on
the AD7366-5/AD7367-5.
Good connections should be made to the power and ground
planes. This can be done with a single via or multiple vias for
each supply and ground pin.
Avoid running digital lines under the AD7366-5/AD7367-5
devices because this couples noise onto the die. However, the
analog ground plane should be allowed to run under the
AD7366-5/AD7367-5 to avoid noise coupling. The power
supply lines to the AD7366-5/AD7367-5 should use as large
a trace as possible to provide low impedance paths and reduce
the effects of glitches on the power supply line.
To avoid radiating noise to other sections of the board, components such as clocks with fast switching signals, should be
shielded with digital ground and should never be run near the
analog inputs. Avoid crossover of digital and analog signals. To
reduce the effects of feedthrough within the board, traces should
be run at right angles to each other. A microstrip technique is
the best method, but its use may not be possible with a doublesided board. In this technique, the component side of the board
is dedicated to ground planes, and signals are placed on the
other side.
Good decoupling is also important. All analog supplies should
be decoupled with 10 μF tantalum capacitors in parallel with
0.1 μF capacitors to AGND. To achieve the best results from
these decoupling components, they must be placed as close as
possible to the device, ideally right up against the device. The
0.1 μF capacitors should have a low effective series resistance
(ESR) and low effective series inductance (ESI), such as is typical
of common ceramic and surface mount types of capacitors. These
low ESR, low ESI capacitors provide a low impedance path to
ground at high frequencies to handle transient currents due to
internal logic switching.
www.BDTIC.com/ADI
EVALUATING THE AD7366-5/AD7367-5
Evaluation boards for the AD7366 and AD7367, the
EVAL-AD7366CBZ and EVAL-AD7367CBZ, can also be
used to evaluate the performance of the AD7366-5 and
AD7367-5, respectively. These evaluation boards can be
used in conjunction with EVAL-CONTROL BRD2 to
provide a full-featured evaluation platform.
Rev. 0 | Page 27 of 28
AD7366-5/AD7367-5
OUTLINE DIMENSIONS
7.90
7.80
7.70
24
13
4.50
4.40
4.30
1
6.40 BSC
12
PIN 1
0.65
BSC
0.15
0.05
0.30
0.19
0.10 COPLANARITY
1.20
MAX
SEATING
PLANE
0.20
0.09
8°
0°
0.75
0.60
0.45
COMPLIANT TO JEDEC STANDARDS MO-153-AD
Figure 33. 24-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-24)
Dimensions shown in millimeters
ORDERING GUIDE
www.BDTIC.com/ADI
Model
AD7366BRUZ-5 1
AD7366BRUZ-5-RL71
AD7366BRUZ-5500RL71
AD7367BRUZ-51
AD7367BRUZ-5-RL71
AD7367BRUZ-5500RL71
1
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Package Description
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
24-Lead Thin Shrink Small Outline Package [TSSOP]
Z = RoHS Compliant Part.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06842-0-7/07(0)
Rev. 0 | Page 28 of 28
Package Option
RU-24
RU-24
RU-24
RU-24
RU-24
RU-24
Fly UP